Job Description
About The Position
We are looking for a Verification Engineer to be driving into the complicated RTL design verification activity on various design aspects.
Responsibilities
- Plan, architect, and execute verification strategies for digital design blocks based on design specifications.
- Develop and maintain verification environments using SystemVerilog and UVM
- Define and implement comprehensive coverage metrics, including corner-case scenarios.
- Debug RTL functionality in close collaboration with design and architecture teams.
- Perform coverage collection, analysis, and closure to ensure full functional completeness.
- Participate in design reviews, test plan creation, regressions, and sign-off activities.
Required Qualifications
- 5+ years of professional experience in digital/RTL engineering
- At least 3 years of experience in design verification
- In depth knowledge in VLSI verification flow, languages and concepts – a must.
- Deep understanding of VLSI verification flows, concepts, and industry-standard tools.
- Proven experience completing at least one full block or system verification cycle.
- Hands-on experience building verification environments using SystemVerilog + UVM, or equivalent frameworks (specman/eRM, SystemC).
- Strong debugging skills and familiarity with waveform analysis tools.
Nice to Haves
- Digital data-path or protocol-level verification, particularly Ethernet or related high-speed interfaces.
- Experience writing advanced functional, code, and corner-case coverage.
- Exposure to mixed-signal or analog/digital verification environments.
- Strong communication skills, including writing test plans, documenting results, and presenting to cross-functional teams.
Are you interested in this position?
Apply by clicking on the “Apply Now” button below!
#GraphicDesignJobsOnline
#WebDesignRemoteJobs
#FreelanceGraphicDesigner
#WorkFromHomeDesignJobs
#OnlineWebDesignWork
#RemoteDesignOpportunities
#HireGraphicDesigners
#DigitalDesignCareers
# Dynamicbrand guru